Power MOSFET

40 V, 116 A, Single N-Channel, D²PAK

Features

- Low R_{DS(on)}
- High Current Capability
- Low Gate Charge
- These are Pb–Free Devices

Applications


- Electronic Brake Systems
- Electronic Power Steering
- Bridge Circuits

ON

ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} TYP	I _D MAX (Note 1)
40 V	4.9 mΩ @ 10 V	116 A





Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Мах	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	1.0	°C/W
Junction-to-Ambient (Note 1)	$R_{\theta JA}$	50	°C/W

1. Surface mounted on FR4 board using 1 sq in pad size, (Cu Area 1.127 sq in [2 oz] including traces).





ORDERING INFORMATION

Device	Package	Shipping†
NTB5405NG	D ² PAK (Pb–Free)	50 Units / Rail
NTB5405NT4G	D ² PAK (Pb-Free)	800 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise stated)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I _D = 250 µA		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				39		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	$T_J = 25^{\circ}C$			1.0	μΑ
		$V_{DS} = 40 V$	T _J = 100°C			10	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±30 V				±100	nA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D}$	₀ = 250 μA	1.5		3.5	V
Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-7.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V,	I _D = 40 A		4.9	5.8	mΩ
		V _{GS} = 5.0 V,	l _D = 15 A		7.0	8.0	-
Forward Transconductance	9 FS	V _{GS} = 10 V,	l _D = 15 A		32		S
CHARGES AND CAPACITANCES					-		-
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 32 V			2700	4000	pF
Output Capacitance	C _{OSS}				700	1400	
Reverse Transfer Capacitance	C _{RSS}				300	600	
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 10 \text{ V}, V_{DS} = 32 \text{ V},$ $I_D = 40 \text{ A}$			88		nC
Threshold Gate Charge	Q _{G(TH)}				3.25		
Gate-to-Source Charge	Q _{GS}				9.5		
Gate-to-Drain Charge	Q _{GD}				37		
SWITCHING CHARACTERISTICS, V	as = 10 V (Note	3)					
Turn-On Delay Time	t _{d(ON)}				8.5		ns
Rise Time	t _r	V _{GS} = 10 V, V	_{DD} = 32 V,		52		
Turn-Off Delay Time	t _{d(OFF)}	$I_{\rm D} = 40 \rm A, R_{\rm C}$	_G = 2.5 Ω		55		
Fall Time	t _f				70		
SWITCHING CHARACTERISTICS, V	as = 5 V (Note 3)					
Turn-On Delay Time	t _{d(ON)}				19		ns
Rise Time	t _r	V _{GS} = 5 V, V _E	_{DD} = 20 V,		153		
Turn-Off Delay Time	t _{d(OFF)}	$I_{\rm D} = 20$ Å, $R_{\rm G} = 2.5 \Omega$			32		
Fall Time	t _f				42		
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _S = 20 A	$T_J = 25^{\circ}C$		0.82	1.1	V
			T _J = 100°C		TBD		
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dI _{SD} /dt = 100 A/μs, I _S = 20 A			66		ns
Charge Time	t _a				35		
Discharge Time	t _b				31		
Reverse Recovery Charge	Q _{RR}				113		nC

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.






TYPICAL PERFORMANCE CURVES




TYPICAL PERFORMANCE CURVES



PACKAGE DIMENSIONS





NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. 418B-01 THRU 418B-03 OBSOLETE, NEW STANDARD 418B-04.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.340	0.380	8.64	9.65	
в	0.380	0.405	9.65	10.29	
С	0.160	0.190	4.06	4.83	
D	0.020	0.035	0.51	0.89	
E	0.045	0.055	1.14	1.40	
F	0.310	0.350	7.87	8.89	
G	0.100 BSC		2.54 BSC		
н	0.080	0.110	2.03	2.79	
J	0.018	0.025	0.46	0.64	
К	0.090	0.110	2.29	2.79	
L	0.052	0.072	1.32	1.83	
м	0.280	0.320	7.11	8.13	
N	0.197 REF		5.00 REF		
Р	0.079 REF		2.00 REF		
R	0.039 REF		0.99 REF		
S	0.575	0.625	14.60	15.88	
V	0.045	0.055	1.14	1.40	

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN


Ν R U Y Μ М M VIEW W-W VIEW W-W VIEW W-W

2

1

SOLDERING FOOTPRINT*

3



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product cand its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use patent SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative